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ABSTRACT OF THESIS 
 
 
ACTIVE FILTER FOR IMPROVING A SWITCHED RELUCTANCE MOTOR 
DRIVE’s INPUT POWER QUALITY  
 
This thesis develops a hardware circuit implementation of an active filter for 
reducing a SRM drive’s input current ripple or equivalently to improve the SRM drive’s 
input power quality. It’s an alternative to the simple inductor and capacitor in a 
conventional passive filter. For the same filtering capability the size of the two physical 
capacitors in the active filter will be much less than the size of the capacitor in a 
conventional filter. Also the size of the two inductors in the active filter will be much less 
than the size of the inductor in a conventional filter. Some of this size reduction will be 
consumed by the power semiconductors but their size is much smaller than the filter 
components being replaced. This thesis describes the design of the active filter circuit 
which can replace the conventional passive filter. In this thesis, feedback control is also 
used with the active filter to force the filter voltage to be the desired value to minimize 
the effects of the circuit’s resonances. The active filter circuit is tested experimentally 
with a test circuit that mimics the current ripple generated by an SRM drive system. The 
experimentally generated output is verified by comparing it with simulation results from 
a detailed SIMULINK model and a B2 spice model of the experimental system. 
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Chapter1  Introduction 
 
1.1 Background 
 
     This thesis deals with the design of an active filter for a switched reluctance 
motor (SRM) drive system. The basic SRM drive system is shown in Figure 1.1 and 
consists of the SRM, a power inverter to control the currents to the SRM, and a 
control circuit. The drive system for which the active filter was designed uses an 8/6 
SRM with the cross-section in Figure 1.2. The rotor has 6 poles, while the stator has 8 
poles and 4 phases denoted A, B, C, and D.  
 
 
Figure 1.1 Basic four phase SRM drive system 
 
  
1 
  
Figure 1.2 An 8/6 SRM 
Table 1.1 SRM information 
Outside diameter Stack length Maximum speed Peak power Rated power 
1.968 inch 1.983 inch 15,000 rpm 2 hp 1.2 hp 
 
     Table 1.1 shows the information of SRM. 
     The SRM drive system, as well as the SRM itself, has a non-linear nature. The 
SRM is nonlinear due to iron saturation and it requires currents that are 
non-sinusoidal. To operate the SRM requires a power electronic inverter connected to 
a DC source as shown in Fig. 1.1 to generate the non-sinusoidal currents. All of these 
factors contribute to the degradation of the SRM drive system’s power quality. 
Because the SRM drive is connected to a DC source it should ideally draw a DC 
current from that source. Any deviation of the input current from DC (a constant) is 
called ripple current. The input current to the drive system is typically characterized 
by its Fourier spectrum. Ideally this spectrum should consist of only a zeroth 
2 
harmonic. The existence of any other harmonics is undesirable and these other 
harmonics are a measure of the input current’s power quality.  It is common practice 
to insert an EMI filter, such as the one shown in Figure 1.3, between the DC source 
and the DC input to the SRM drive’s inverter to attenuate all but the zeroth harmonic 
of the current. Thus in Figure 1.3 the current Ipow which is the current into the SRM 
drive’s inverter contains large harmonics while these same current harmonics are 
greatly attenuated in the input current to the EMI filter Iin. 
 
Rs
Rc
CF 
IL 
Vc
Ipow 
Vin 
Rp 
L 
VDC 
Iin 
 
Figure 1.3 Typical EMI filter connected between the DC source and the DC input to 
the SRM drive’s inverter. 
Figure 1.4 shows the whole Simulink model of SRM drive system, the EMI 
block is between the DC power supply and the SRM drive system in order to filter the 
harmonic current and improve input power quality 
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Figure 1.4 the Simulink model of SRM drive system 
 
1.2 
1.3 
Literature Results 
 
   A filter built from passive L’s and C’s is the traditional method of filtering the 
input current harmonics generated by motor drive and other power electronic systems 
[1]. The active filter is an alternative to the passive filter that uses electronic devices 
to perform the same function as a passive filter but using significantly smaller passive 
L’s and C’s. Active filters have the additional advantage that the same basic circuit can 
be controlled to be many different kinds of filters, low pass, high pass, band pass, etc. 
In fact the control for an active filter can be designed so that the active filter figures 
out on its own what kind of filtering action it should take based on the signal being 
filtered [6]. 
Presently, active filters are widely used in the power industry for power 
conditioning to provide the following multifunction: reactive power compensation, 
harmonic compensation, flicker/imbalance compensation, and /or voltage regulation 
[4, 9]. In fact, the term active filter presently has a much wider meaning than it did in 
the past. For instance, active filters traditionally intended as harmonic reduction 
solutions are expanding their functions from harmonic compensation of nonlinear 
loads to providing harmonic isolation between utilities and consumers, and harmonic 
damping throughout power distribution systems [3, 5].  
Present research on active filters, as indicated by the papers shown in Refereces, 
has also focused on their control to optimize their characteristics for specific 
applications [4, 2]. This is because an active filter’s control algorithm is critical to the 
performance improvement it provides to three-phase three-wired power distribution 
systems with non-ideal mains voltages [7, 8]. 
Active Filter to replace the traditional passive EMI filter 
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The capacitors and inductors used in a filter circuit are determined by their 
working environment. Important considerations include their operating temperature, 
operating frequency, component value, voltage rating, and current rating. In aircraft 
electric actuation systems the temperatures involved limit the capacitor choices to a 
limited number of capacitor technologies including advanced plastic film capacitors 
and multilayer ceramic capacitors.  
For the normal military temperature range multiplayer ceramic capacitors (MLCs) 
give the smallest capacitors. In the past X7R dielectric MLCs have been used for high 
power density motor drive systems. These capacitors give good performance over the 
normal military temperature range and can operate at 200oC when purchased as 
specials. Their capacitance value reduces significantly (C200C = 0.3 C25C) in value 
when the temperature is changed from room temperature to 200C. The COG dielectric 
MLC is more stable than the X7R dielectric MLC for the 200oC environment. The 
COG dielectric MLC is normally specified to a maximum internal temperature of 
150oC. However, test results in the literature indicate they can be operated at 
temperatures as high as 200oC, perhaps higher.  
Another capacitor technology developed to replace polycarbonate capacitors is 
the Polyphenylene Sulfide plastic film capacitor. This capacitor has a 150oC 
maximum internal operating temperature making it suitable for 125oC environment 
applications. A new capacitor technology suitable for operation at temperatures up to 
300oC uses fluorinated FPE plastic film from Bradey Worldwide Inc. Though the X7R 
MLC’s occupy significantly less space for equal values of capacitance compared to 
the FPE capacitors, the X7R’s weight is greater and they will carry less ripple current.  
 A comparison of the various capacitor technologies that are suitable for use in 
aircraft actuator motor drive systems is shown in Table 1.1. Also shown in the table is 
a comparison of these aerospace capacitors to traditional commercial aluminum 
electrolytic capacitors which cannot be used in aerospace applications due to the low 
pressure environment involved. The comparisons have all been done for capacitors 
rated to operate at the common 270Vdc aerospace voltage. As Table 1.2 shows 
aerospace capacitors are bigger than the commercial capacitors significantly 
5 
increasing the size of aerospace EMI filters compared to commercial EMI filters.  
In addition the inductors in passive filters are heavy because they are made from 
copper and iron. Thus there is a large need to reduce the size and weight of the EMI 
filters used in aerospace actuator motor drive systems. 
 
Table 1.2 Comparison of different capacitor technologies 
 X7R COG (NPO) FPE PPS Al 
Tmax oC 200 200 300 150 100 
µF / in3 20 2.86 6.3 2.74 164 
µF / lb 66 9.4 80 54.8 1,680 
Arms / µF 5.4 70 10 1.01 3.55e-3 
Arms / in3 108 200 40 2.77 0.582 
Arms / lb 356 658 800 55.4 5.95 
 
 Here the FPE plastic film capacitor technology is chosen as preferred for 
aerospace capacitor because of its light weight, high current carrying capability, and 
its high operating temperature capability. With this decision the size of the physical 
capacitor is proportional to its voltage rating and capacitance value. To reduce the size 
of aerospace actuator motor drive systems it is proposed to use an active filter to 
replace the traditional passive filter in the input EMI filter.  
Here it will be shown that for the same filtering capability the size of the 
physical capacitor in the active filter will be much less than the size of the capacitor in 
a conventional filter. Consider the basic filter capacitor shown in Figure 1.5, it is a 
loss-less circuit and can be used for high pass filtering.  
 
VC 
+ 
- 
IC 
dt
dVCI CC =
 
Figure 1.5 high pass capacitor filter 
Next consider the active filter shown in Figure1.6, It is also ideally a loss-less 
circuit. The MOSFETs in the circuit are switched at a constant frequency F. The upper 
6 
switch is on for a fraction of the switching period, denoted the duty cycle D. The 
lower switch is on when the upper switch is off and thus is on for a fraction of the 
period (1-D). In an average sense 
Cin VDV ⋅=  And inc iDi ⋅=                              (1-1) 
The average current in the capacitor is 
 
( )
dt
D
Vd
C
dt
dVCiDi
in
C
inc ==⋅=              (1-2) 
 
For the simplest case where the duty cycle a constant 
 
dt
dV
D
Ci inin 2=                                     (1-3) 
 
 
Vin 
C
On for 
DT 
On for 
(1-D)T
Iin 
VC 
+ 
- 
IC 
Active Filter
 
Figure 1.6 The active filter acts like a capacitance that is greater than its internal 
capacitor value. 
Thus the circuit behaves like a capacitor with an effective capacitance value 
equal to Ceff = C / D2. As an example, if D = 0.313, then Ceff = 10 C, the circuit 
behaves like a capacitor with a value ten times as big as the actual value of the 
capacitance in the circuit. The increase in the circuit’s effective capacitance is 
achieved by having the voltage across the actual capacitor change more than the 
voltage at the terminal of the circuit so the total charge exchange is the same.  
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( ) ( )
D
VdVd inC =                   (1-4) 
Thus for the example above with D = 0.313 the voltage across the actual capacitor 
changes 1/D = 3.194 times as much as the circuits terminal voltage. The nominal 
voltage on the physical capacitor is now 42V / D = 133V. Here it will be assumed that 
the size of the physical capacitor is proportional to its voltage rating and capacitance. 
Thus 
 
D
C
D
DC
Vol
Vol
normal
normal
Cnormal
Cactive ==
12
                             (1-5) 
 
    Thus for the same filtering capability the size of the physical capacitor in the 
active filter will be 0.313 (less than one third) the size of the capacitor in a 
conventional filter. Some of this size reduction will be consumed by the power 
semiconductors and the inductor but their size is much smaller than the capacitor if 
the switching frequency is high. By having the duty D depend on the input voltage the 
effective capacitance of the circuit can be made still larger. In fact, depending on how 
the duty cycle depends on the input voltage or the input current, the circuit can have 
different frequency characteristics 
 Active filters are a good choice for the input conducted EMI filter for motor 
drives since the frequencies that must be filter are low and determined by the 
rotational speed of the motor and not the switching frequency of the inverter. Thus the 
size of this filter can only be reduced by using an active filter and the size of the 
active filter can be minimized by utilizing a high switching frequency in the active 
filter. 
 
1.4 Summarize filter requirements 
 
As discussed before, the active filter should provide the same filtering capability 
8 
as the traditional passive EMI filter it is to replace while being significantly smaller.           
Table 1.3 shows the original values in a traditional passive EMI filter that was used as 
the baseline. This baseline filter is used in an automotive electric break system. This 
system was chosen for the baseline system instead of an aircraft actuator system 
because the input voltage is only 42V instead of the 270V used on aircraft. The lower 
voltage has no safety issues associated with it. The final design values chosen for the 
active filter were that the total filter inductance nearly unchanged and the total 
capacitance has been reduced nearly six times. 
 
Table 1.3 the original values in traditional EMI Vs. the design values in active filter 
 Original values in 
traditional EMI 
Design values in the 
active filter 
The inductor Lin 160  µH 160  µH 
The capacitor C / Cout 16000  µF 1000  µF 
The inductor LA N/A 1.6   µH 
The capacitor CA N/A 1600  µF 
Total L 160  µH 161.6  µH 
Total C 16,000µF 2600  µF 
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Chapter2  Active Filter Design for SRM Drive System 
 
2.1 Basic approach and system issues 
 
    Figure 2.1 shows the conventional Low Pass Passive filter at the input to a motor 
drive and in particular at the input to a SRM motor drive. In figure 2.1 the SRM drive 
system is modeled as a current source. In practice the detailed Simulink SRM drive 
system model in figure 1.4 is used to compute and save the current waveform into the 
SRM drive system. This stored current waveform is assigned to the current source in 
figure 2.1 
Passive Filter
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Figure 2.1 Passive Filter 
 
The size of the EMI filter is quite large in aerospace actuator motor drives due to 
the limited capacitor technologies that can meet the aerospace environmental 
requirements, especially the high temperature requirements. The capacitance of 
capacitor in the circuit is large and aerospace grade capacitors with the required value 
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will take up much space. As discussed in Chapter one, the active filter replaces the 
large capacitor in figure 2.1 with a smaller one. According to equation 1-3, if duty 
ratio of the active filter switches is equal to the constant value 0.313, the effective 
value of capacitance,  of the active filter capacitor is 10 times 
that of the actual capacitor. Thus if the capacitor in the active filter is 1.6mF 
(1,600µF), the filter capability of the active filter is the same as that of a passive filter 
with a capacitor which is 16 mF (16,000µF). The active filter circuit used in this 
thesis is shown in figure 2.2  
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Figure 2.2 Active Filter 
 
The additional circuitry added to the traditional passive filter to make the active 
filter circuit acts like another passive capacitor, which is in parallel with the capacitor 
at the filter’s output. This additional circuitry to make the active filter is shown 
separately in figure 2.3 with its terminals excited with a test voltage that results in the 
flow of a test current. 
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Figure 2.3 Circuit schematic defining Ceff of the electronic part of the active filter 
 
In figure 2.3, the test voltage (Vtest) is the voltage across the output of the active 
filter in figure 2.2. This voltage is sometimes called Vpower or Vlink. , The capacitor Cout 
across the output of the active filter is required to filter the high switching frequency 
harmonic current generated by the two switching MOSFETs in the active filter and 
those harmonics generated by the SRM’s inverter that are near or above the MOSFET 
switching frequency. Because the additional circuitry added to the traditional passive 
filter to make the active filter circuit is a switching circuit it cannot filter those 
frequency components that are near or above the circuits switching frequency. In fact, 
this additional circuitry is equivalent to an unloaded bi-directional boost converter 
circuit. 
 
2.2   Voltage and Current Relationships 
 
The analysis below assumes the following[11]: 
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1. Steady-state conditions exist. 
2. The switching period is T, the upper switch is closed from time DT while the 
lower switch is open, and the upper switch is open for (1-D) T while the lower 
switch is closed. 
3. The inductor current is continuous which is assured since two MOSFETs are used 
to make the circuit bi-directional. 
4. The capacitor CA is large enough that the voltage across it does not change 
appreciably in a time T.  
5. The components are ideal. 
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Figure 2.4 the boost converter circuit with (a) the upper switch closed and the lower 
switch open and with (b) the upper switch open and the lower switch closed 
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The analysis proceeds by examining the inductor voltage and current for the 
upper switch closed and again for the upper switch open 
Analysis for the upper switch open  
When the upper switch is open as shown in Figure 2.4 (b), the lower switch is 
closed. Kirchholff’s voltage law around the path containing the source, inductor and 
closed switch is  
dt
diL
dt
diLVV testA ALAtestL ===                (2-1) 
The rate of change of current is constant, so the current increases linearly while 
the lower switch is closed and the upper is open. The total change in inductor current 
is  
A
testtesttest
L
V
TD
i
t
i =−
∆=∆
∆
)1(
 
With D equal to the fraction of the period the upper switch is on. Solving for Li∆  
when the upper switch open 
( )
A
test
opentest L
TDVi )1( −=∆             (2-2) 
Analysis for the upper switch closed  
When the upper switch is closed and the lower switch is open, the inductor current 
cannot change instantly, assuming that the capacitor voltage VA is a constant, the 
voltage across the inductor is  
dt
diL
dt
diLVVV testALAAtestL ==−=  
The rate of change of the inductor current is a constant, so the current must change 
linearly while the upper switch is closed. The change in inductor current while the 
switch is closed is  
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Solving for , Li∆
( )
A
Atest
closedtest L
DTVVi )( −=∆               (2-3) 
 
For steady-state operation, the net change in inductor current must be zero. Using 
Eqs.2-2 and 2-3, 
( ) ( ) 0=∆+∆ openLclosedL ii  
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Solving for VA
D
VV testA =                    (2-4) 
Equation 2-4 shows that if the upper switch is always closed (D=1), the voltage 
VA is the same as the input or test voltage. As the duty cycle D decreases, the 
denominator of Eq.2-4 becomes smaller, and the VA becomes larger than the test 
voltage. The boost converter produces an output voltage, in this case VA, which is 
greater than or equal to the input voltage which in this case is Vtest. However, the 
output cannot be less than the input. 
The result in Eq.2-4 assumes the boost converter is operating in the continuous 
conduction mode and is based on ideal components. Because in this application 
15 
MOSFETs are used for both switches, the boost converter will always operate in the 
continuous conduction mode. Real components which include losses will cause the 
actual input-output relation to deviate from equation 2-4 at small duty cycles [11]. 
 
2.3 Active filter model 
 
The active filter circuit shown in figure 2.2 is redrawn in figure 2.5 with the ideal 
inductors replaced with circuit models to account for their non ideal behavior. The 
inductor has ESR (equivalent series resistor) and EPR (equivalent parallel resistor). 
Because the active filter uses plastic film resistors with low ESR they are treated as 
ideal capacitors. 
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Figure 2.5 nonideal active filter circuit 
 
As describe before, there are two equivalent circuits for the active filter. For the first, 
the state equations are written for the situation where the upper switch is closed while 
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the lower switch is open [14].  
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The whole state equation is shown below 
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Next the state equations are built for the other situation with the upper switch open 
while the lower one is closed 
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The state equation is  
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The state equations developed above can be solved using SIMULINK to predict the performance 
of the active filter. 
2.4 Compute component values 
As shown in chapter one, the goal is to replace the conventional passive EMI 
filter by the active filter, in this way, the size of the capacitor can be reduced 10 times.  
The component values in the active filter were initially chosen with CA and Cout 
equal to each other and equal to 0.1 the value of the filter capacitance in the base line 
passive filter. The inductor Lin was made equal to the inductor value in the base line 
passive filter while LA was chosen to 0.1 that of the Lin. Next the Simulink model 
based on the state equations above was run with a harmonic current obtained from a 
detailed model of the SRM drive system. The current from the DC source and into the 
active EMI filter was computed and its Fourier transform is taken to insure its 
spectrum was similar to the input current spectrum with the base line passive filter 
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and meet Mil. Std. 461C [13]. Changes were made to the component values as 
required. Ultimately a B2 spice model of the active filter was made and simulated to 
insure the detailed switching of the MOSFETs did not change the results and to verify 
the circuit design for the control. Table 2.1 shows the component values in the 
traditional passive EMI filter and the final component values chosen for the active 
filter. 
Table 2.1 The original component values in the traditional EMI filter versus  the 
component values in the active EMI filter 
 Original values in 
traditional EMI 
Design values in the 
active filter 
The inductor Lin 160  µH 160  µH 
The capacitor C / Cout 16,000  µF 1000  µF 
The inductor LA N/A 1.6   µH 
The capacitor CA N/A 1,600  µF 
Total L 160  µH 161.6  µH 
Total C 16,000µF 2,600µF 
2.5   Simulink model 
 
2.5.1 System average model without control 
 
This section presents the average model of the system. As mentioned before, 
there are two state equations according to different duty ratio D and (1-D).  
Equations (2-9) and (2-14) are simplified as below 
During duty cycle D, 
UBXAX ⋅+⋅=• ''                                             
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 During duty cycle 1-D, 
UBXAX ⋅+⋅=• ''''  
 
Thus the average model for a whole period T is  
 
)1(''' DADAA −⋅+⋅=             (2-15) 
 
)1(''' DBDBB −⋅+⋅=             (2-16) 
 
UBXAX ⋅+⋅=•              (2-17) 
 
As shown in chapter one, the Simulink model for the SRM Drive system can be 
run to obtain the harmonic current data and save it in a file. Thus there is no need to 
connect the active EMI filter Simulink model to the SRM drive system Simulink 
model to do the simulation. This makes the active EMI filter Simulink model simple 
saving simulation time. The active filter average model is shown in figure 2.6. As 
discussed before, the harmonic current data is stored, in the from file block, and used 
as the input to the active filter.  
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(b) 
     Figure 2.6(a) the average model (b) subsystem for state-space block 
 
The parameters in the State-Space block are defined in a separate M-file, which 
is in appendix A. 
Figure 2.7 shows that the harmonic current source, which is the same one in 
Chapter one. The input source is defined as , which has a value of 42 volts. dcV
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Figure 2.7 harmonic current source for 4 phase SRM operating at 3000 rpm. 
 
Figure 2.8 shows the current  in the inductor LLinI in. The results in the figure 
shows that the harmonic current is filtered well as the DC part of the current is 
roughly 34 ampere while the peak to peak value of the AC part is only about 2 
ampere. 
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Figure 2.8 The current  predicted with the Simulink average model LinI
 
Figure 2.9 The voltage and input voltage VpowerV CA
 
 
Figure 2.9 shows the relationship between Vpower and VCA which are the voltage 
at the output of the active filter and the internal active filter voltage across the boost 
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converter capacitor. From equation 2-4, 
313.0
power
C
V
V A = , so the internal boost converter 
capacitor voltage should be larger than the active filter’s output voltage as shown in 
figure 2.9.  
 
2.5.2 Detailed System model 
 
Although the average model is simple and runs fast, it cannot predict high 
frequency harmonics since the switching information as been lost in the averaging 
process. Thus another detailed Simulink model is built to simulate the details and get 
the more accurate data to verify the data got from the “Average Model”. 
The complete detailed model is shown in figure 2.10. 
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Figure 2.10 Detailed SIMULINK  model of the active filter with constant switching 
MOSFET duty cycle. 
 
There are two input variables in the system. 
dcV : The input dc source to drive the motor 
harmI : The harmonic current generated by the motor 
And there are four state variables 
LinI : The current go through the first or input inductor  inL
ALI : The current go through the second or active inductor  AL
ACV : The voltage across the capacitor in the active filter CA
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CoutV : Also called as , the voltage across the across the output of the active filter  powerV
and harmonic source that filters the high switching frequency current generated by the 
two high-speed MOSFETs. 
 
The right hand side of the four state equations or equivalently the derivative of each 
of the state variables can be computed with a Simulink subsystem shown in figure 
2.11.  
1
Out1
ViLm
To Workspace5em
em
-K-
B11
0
B1
-K-
A2
0
A13
-K-
A12
0
A11
-K-
A1
2
In2
1
In1
 
Figure 2.11 one of the subsystems to compute VLm1
    The inputs to each block are the four state variables and the two filter inputs. The 
output of each of these four subsystems is the derivative of one of the state variables. 
The outputs of the four subsystem blocks are connected to separate integration blocks 
to get the four separate state variables as shown in figure 2.11. 
Figure 2.12 shows the current through the active filter’s input inductor Lin versus 
time which is the filtered output harmonic current. The results obtained with the 
detailed model in figure 2.12 compare well with those obtained with the average 
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model in figure 2.8. 
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Figure 2.12 Active EMI filter input current  using the detailed Simulink model LinI
Figure 2.13 shows that the relationship between VA and Vpower are still correct wit the 
detailed model. The difference between the detailed model results and the average 
model results are the small high frequency ripple on the detailed model signals caused 
by the MOSFET switching. 
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Figure 2.13 The output voltage and internal active filter voltage  obtained powerV AV
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with the detailed model 
Since the results of two models are similar and the detailed model is more 
accurate, the detailed model is used in the following sections to compute the input 
current spectrum. The input current spectrum is computed by taking the fast Fourier 
Transform (FFT) of the current through the inductor Lin. The spectrum of the 
unfiltered harmonic source and the filtered input current spectrum are shown in figure 
2.14 (a) and (b) respectively. The solid piecewise linear lines in both figures are the 
military standard (Mil. Std.) 461 maximum allowed input current spectrum. , There is 
a spike in the spectrum at 100 kHz, the MOSFET switching frequency as expected. 
There is also an increase in the spectrum at approximately 3 kHz. This is due to the 
resonance between LA and Cout, which have a resonant frequency equal to 3.98 kHz. 
The inductor LA acts like an equivalent series inductance (ESL) of the effective 
capacitance of the constant duty cycle MOSFETs and CA. Since the effective 
capacitance of the constant duty cycle MOSFETs and CA. is much large than Cout it is 
incrementally a short circuit for kHz frequencies so that the inductor LA is 
incrementally in parallel with Cout. .  
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Figure 2.14 Harmonic source spectrum (a) and the filtered input current spectrum (b) 
with constant duty cycle (0.333) control 
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2.6   Using feedback control 
As discussed in previous section, the constant duty cycle control active filter 
cannot attenuate the harmonic current in the vicinity of the resonant frequency of Cout 
and LA. Thus feedback control is added to the original constant duty cycle control in 
order to damp the resonance between Cout and LA. 
The purpose of the feedback control is to force the filter output voltage Vpower to 
equal the input DC voltage Vdc. The active filter’s output voltage Vpower has an AC 
part that makes Vpower bigger or smaller than Vdc at different times. The feedback 
control is developed to reduce the difference between Vpower and Vdc as shown in 
equation 2-18. 
 
)(25.0 VdcVkD power −−=            (2-18) 
 
The constant k is the feedback gain which was chosen to be equal 0.2. This value is 
large enough to give a satisfactory input current spectrum but not so large as to cause 
feedback control problems. 
When Vpower is bigger than Vdc at some instant of time, equation 2-6 requires D 
to decrease. As described previously , so the effective capacitance will 
transiently increase, and thus the V
2/DCCeff =
power ripple voltage is damped. Following the same 
reasoning when Vpower is smaller than Vdc, D will increase, the effective capacitance 
will decrease. 
 
30 
The complete system model including the feedback control is shown in figure 
2.15. Figure 2.15 is the same as figure 2.10 except the internal subsystem blocks are 
modified as shown in figure 2.16 so the feedback control can change the MOSFET 
switching times using pulse width modulation.  
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Figure 2.15 The detailed Simulink model of the active filter with feedback control 
 
 Figure 2.17 shows the filtered input current. Compared to the result shown in 
figure 2.12, the input ripple current is reduced using the feedback control. Figure 2.18 
show the new Vpower and VA. Compared to the result shown in figure 2.13, the ripple 
of Vpower is reduced with the feedback control. 
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Figure 2.16 the subsystem with control 
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Figure 2.17 the current through Lin
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Figure 2.18 Vpower and VCA
Figure 2.19 shows the FFT analysis of the filtered input current computed for the 
traditional passive EMI filter and for the active filter with feedback. In each case the 
piecewise straight lines are the Mil. Std 461 limit. The active filter results are similar 
to the traditional filter results with a much smaller filter. 
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Figure 2.19 The input current spectrum with the traditional EMI filter (a) and with the 
active filter using feedback control (b). 
2.7   B2 spice model 
 
2.7.1 B2 spice model with constant duty cycle control 
Figure 2.20 shows a Spice model of the SRM drive active EMI filter system with 
constant duty cycle control. As shown in figure 2.20, the experimental system consists 
of a DC power supply, the active filter and the harmonic current generator. Figure 
2.21 shows the predicted harmonic current, which is the same as the one defined in 
figure 2.7.  
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Figure 2.20 Detailed Spice model of the experiment with constant duty cycle control 
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 Figure 2.21 Spice predicted harmonic current (1ms/div, 20A/div) 
Figure 2.22 shows the relationship between the voltages VCA (white line) across 
the capacitor CA and (red line) across . According to equation (2-4) the 
relationship between these voltages is,  
powerV outC
D
V
V powerCA = ,  ( ) 313.0≈D
Figure 2.22 matches Simulink result shown in figure 2.13 well  
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 Figure 2.22 Plot of the Spice predicted VCA and  (5ms/div, 5V/did starting at 
25V) for constant duty cycle control 
powerV
 
 
Figure 2.23 shows the current  through the inductor is nearly DC and its 
RMS value is nearly 37 A, the peak to peak value is nearly1.5 A which matches the 
simulation result shown in the figure 2.12.  
inI
 
Figure 2.23 The Spice predicted input current ILin (2ms/div, 5A/div) for constant duty 
cycle control 
 
2.7.2 B2 spice model with feedback control 
Figure 2.24 shows a Spice circuit model of the active filter system with feedback 
control, the detailed control method is presented in next chapter. 
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Figure 2.24 Spice circuit model of the active filter system with feedback control 
 
Figure 2.25 shows that the feedback control output , that is the input to the 
PWM comparator. This feedback control output completely realizes the equation 3-9. 
The signal is between 3.5 volt and 1.5 volt with 100 kHz fundamental frequency and 
its average value is 2.2, which corresponds to a duty ratio of approximately 0.313. 
compareV
 
Figure 2.25 The Spice simulation of the feedback control output (1V/div, 0.2ms/div) 
Figure 2.26 shows the Spice simulation of current through the inductor Lin, the 
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active filter’s input current. Comparing the active filter’s input current with feedback 
control in figure 2.26 to the active filter’s input current with constant duty cycle 
control in figure 2.23 shows the feedback control reduces the input ripple current a 
lot. 
  
Figure 2.26 The Spice simulated current in the inductor Lin with feedback control 
(1V/div, 0.5ms/div) 
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Chapter3 Description of the Experimental System  
 
3.1 Introduction 
 
The SRM drive system was modeled as a harmonic current source in the 
previous chapter. This harmonic source is not available for experimental verification 
of the active EMI filter performance. Ideally the SRM drive system used to predict the 
harmonic source current should be used to test the active EMI filter. This SRM drive 
system was not available since it was under development simultaneously with the 
active EMI filter. Thus a temporary harmonic current source was designed to emulate 
the SRM drive system harmonic current source and was built to test the active filter 
circuit. Figure 3.1 shows the power circuit that was used to generate the current 
waveform to approximately emulate the current from the SRM drive system. The 
circuit is essentially one phase of the SRM inverter with an inductor connected where 
the SRM phase winding would normally be connected. 
In the experiment, DC power supply is chosen to be 30 V instead of 42 V, and 
the duty ratio is chosen to be 0.5 instead of 0.313.  
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 Figure 3.1 the harmonic current source 
 
The two MOSFETs 1 and 2 are turned on and off by the same 500Hz square 
wave gate drive voltage. Thus M1 and M2 are open and closed simultaneously. First, 
the gate drive voltage is made 15 V which is well above the gate threshold voltage 
turning on M1 and M2. The current will flow through M1, L, M2 and back to ground. 
During this time D1 and D2 are reverse biased and thus open. Next the gate drive 
voltage goes to zero suddenly. Now the gate drive voltage is less than the threshold 
voltage turning off both M1 and M2. Because the current through the inductor L 
cannot change instantaneously the current will now go through D1, L D2 and back to 
the power supply. During this time, the current in the inductor decreases, the current 
goes through the inductor is shown in the figure 3.2. 
Although the direction of the current in the inductor is unchanged, the direction 
of the harmonic current is changed. Figure 3.3 shows the waveform of the harmonic 
current. If the direction of the current out of the power supply is taken to be positive 
the direction of current back into the power supply is negative. Thus the harmonic 
current source current goes in the positive direction when the two MOSFET are both 
closed and it goes in the negative direction when the two MOSFET are both open. 
DC
M1 L
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D1 M2
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Figure 3.2 The current in the harmonic current source inductor L.  
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Figure 3.3 the harmonic current source current 
3.2 The detailed experimental system model with feedback control 
and results 
As discussed in the previous chapter, a detailed model is used to simulate the 
active EMI filter. The complete detailed model for the experimental system with the 
harmonic current source is shown in figure 3.4 Compared to the previous model in 
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Chapter one, the only difference is that input harmonic current from the SRM drive 
system is replaced by the harmonic current in figure 3.3. 
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Figure 3.4 Detailed Simulink model of the experiment 
Simulation results 
As shown in figure 3.2, the harmonic current’s frequency is 500Hz and goes 
equally positive and negative. After filtering by the active filter with feedback control, 
the input current  is as shown in figure 3.5. inI
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Figure 3.5  Harmonic current source in the detailed Simulink model of the 
experiment 
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(b) 
Figure 3.6 (a) The current  (b) expanded  for the active filter with feedback 
control 
LinI LinI
 
As shown in figure 3.6, the current is filtered well at steady state. The average 
value of the current is roughly 4 ampere and the peak to peak value of the AC part is 
nearly 0.3 ampere. Figure 3.7 shows that Vpower is twice as big as VCA because mean 
value of D was chosen to equal 0.5 in the simulation shown. Though it is not easy to 
see in figure 3.7, the ripple in every waveform contains two major frequency 
components. One frequency component is at 500Hz, which is the harmonic current 
source’s fundamental frequency, and the other frequency component is at 100 kHz, 
which is the switching frequency of the two MOSFETS in active filter. The 100 kHz 
frequency component does not exist in the average model spectrum for the constant 
duty cycle control while it does in the detailed model spectrum in figure 3.7. The low 
frequency time evolution of the waveforms is identical for the average and detailed 
models. 
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 Figure 3.7 Vpower and VCA for the active filter with feedback control 
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Figure 3.8 FFT of the input current (dBµA) predicted by the detailed model of the 
experiment with constant duty cycle control 
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Figure 3.9 FFT of the input current (dBµA) predicted by the detailed Simulink model 
of the experiment with the feedback control 
 
Figure 3.10 shows the duty ratio (D), as a function of time predicted by the 
detailed model of the experiment for the active EMI filter with feedback control. The 
duty ratio is controlled by the feedback in order to reduce the error between and 
. The range of D is limited to be from 0 to 1 by physical constraints. The 
average value of D in figure 3.10 is 0.5. 
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Figure 3.10 Simulink predicted time variation of  the duty cycle in the experiment 
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Detailed Simulink model inductor analysis 
 
There are two inductors in the active filter, one in series with the input current 
and one that goes between the filters output and the switching MOSFETs. The 
Simulink results in figure 3.17 show that the current  through the inductor L
inL
I in is 
nearly a DC current. Its RMS value is nearly equal to 4 ampere and the voltage across 
the inductor is roughly zero because the derivative of a constant number is zero. The 
input current in the experiment is much smaller than in the actual SRM drive because 
the harmonic source is nearly loss-less since it uses a load inductor. For a loss-less 
system the DC input current would be zero. Figure 3.11 shows the voltage across the 
inductor Lin, though small compared to the DC voltage, is not exactly zero even 
though the feedback control is used to regulate it close zero as described in last 
chapter. 
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Figure 3.11 The voltage across the inductor Lin predicted with the detailed Simulink 
model for the experiment 
 
The current  which goes through the second inductor in the boost circuit is 
shown in figure 3.12. The current  is a high frequency current because it’s 
connected to two high-speed MOSFETs, which switch at a frequency equal to 100 
AL
I
AL
I
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kHz. Its shape is similar to the harmonic current having a 500 Hz component because 
it is adding to or subtracting from the harmonic current to make the input current a 
constant. The 100 kHz component of the ripple current in LA is filtered by the 
capacitor Cout. 
Figure 3.13 shows that the voltage across the inductor LA varies between 30 volt 
and -34 volt because it equals Vpower (30 volt in the simulation) when the upper 
MOSFET is off and the lower one is on, in the other case, it is -34 volt when the upper 
MOSFET is on and the lower one is off, which is the voltage difference between VCA 
and Vpower, that is also the reason that the voltage has minus sign. The voltages VLA, 
Vpower and VCA are compared in figure 3.14, which demonstrates their relationship. 
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Figure 3.12 The current that goes through LA predicted with the detailed Simulink 
model for the experiment 
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Figure 3.13 The voltage across the inductor LA predicted with the detailed Simulink 
model for the experiment 
The RMS value of the inductor current can be computed from the instantaneous 
inductor using its standard definition. Since the simulated inductor current is 
calculated at discrete instances the RMS current can be calculated using Matlab, the 
value is 36.21 ampere. The code is attached in the Appendix B. The RMS currents 
through the inductors are summarized in table 3.1. 
Table 3.1 Summary of RMS current through the two inductors in the experiment 
 RMS current 
Lin 4 
LA 36 
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Figure 3.14 VLA, Vpower and VCA predicted with the detailed Simulink model for the 
experiment 
 
Detailed Simulink model capacitor analysis 
 
The capacitor Cout at the output of the active EMI filter is used to filter the high 
switching frequency component of the current generated by the two high-speed 
MOSFETs and the SRM inverter (harmonic source in the experiment). The current 
through Cout it is shown in figure 3.15. The RMS current in this capacitor can be 
computed in the same manner as the RMS current in the inductor using the Matlab 
program. The RMS value that is computed is 28.9 ampere. The current though the 
capacitor CA in the active filter shown in figure 3.16 varies from positive to negative 
periodically because the average current through a capacitor is zero. 
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Figure 3.15 The current through the capacitor Cout predicted with the detailed 
Simulink model for the experiment 
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Figure 3.16 The current  through the capacitor  predicted with the detailed 
AC
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Simulink model for the experiment 
Table 3.2 summarizes the computed RMS currents through the capacitors Cout 
and CA in the active filter. It also summarizes the peak voltages across the capacitors, 
all for the experimental conditions. 
Table 3.2 Summary of RMS current and voltage for the two capacitors 
Capacitor RMS Current Maximum Voltage 
Cout 28.9 ampere 30 Volts 
CA 36.23 ampere 62 Volts 
 
3.3 B2 spice model  
 
3.3.1 B2 spice model with constant duty cycle control 
Figure 3.17 shows a Spice model of the experimental active EMI filter system 
with constant duty cycle control. As shown in figure 3.17, the experimental system 
consists of a DC power supply, the active filter and the harmonic current generator. 
Figure 3.18 shows the predicted harmonic current, which is the same as the one 
defined in the previous chapter. Figure 3.19 shows the predicted voltage Vpower across 
the capacitor Cout. 
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Figure 3.17 Detailed Spice model of the experiment with constant duty cycle control 
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Figure 3.18 Spice predicted harmonic current (1ms/div, 5A/div) 
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Figure 3.19 The Spice predicted voltage Vpower (2ms/div, 50V/div) for constant duty 
cycle control 
 
Figure 3.20 shows the relationship between the voltages VCA (white line) across 
the capacitor CA and (red line) across . According to equation (2-4) the 
relationship between these voltages is,  
powerV outC
D
V
V powerCA = ,  ( ) 5.0≈D
Figure 3.20 demonstrates this relationship.  
 
Figure 3.20  Plot of the Spice predicted VCA and  (5ms/div, 5V/did starting at 
25V) for constant duty cycle control 
powerV
Spice Inductor analysis  
 
Figure 3.21 shows the current  through the inductor is nearly DC and its 
RMS value is nearly 3.5 ampere, which matches the simulation result shown in the 
figure 3.6. Figure 3.22 shows that the voltage across the inductor is roughly zero 
because the derivative of a constant number is zero, which matches the result in figure 
3.11. 
inI
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 Figure 3.21 The Spice predicted input current ILin (2ms/div, 5A/div) for constant duty 
cycle control 
 
 
Figure 3.22 The Spice predicted voltage across the inductor Lin (5ms/div, 5V/div, 
center screen is zero) for constant duty cycle control 
The control can be added to reduce this difference as discussed later in this 
chapter. 
Figure 3.23 shows the Spice predicted current  through inductor in boost 
circuit, which matches the Simulink result shown in figure 3.12. 
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Figure 3.23 The current through LA predicted with the constant duty cycle Spice 
model for the experiment (5ms/div, 20A/div, 0A in the middle)  
 
Spice capacitor analysis 
 
Figure 3.20 has already shown that the Spice model agrees with the detailed 
Simulink model for the voltage across the two capacitors. The Spice model results 
similarly agree for the currents through the two active filter capacitors.  
 
3.3.2 Control design and results 
 
As the simulation results in figure 3.8 show, the performance of the active EMI filter 
with constant duty cycle control does not meet the Mil. Std 461. The Simulink model 
results show that the performance can be increased to meet this requirement using 
feedback control to reduce the voltage difference across the inductor Lin. Here the 
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proportional control in equation 3-6 is used. 
)(5.0 dcpower VVkD −−=                               (3-6) 
The feedback gain k was ultimately chosen to be 0.2 as described previously. 
Operational amplifier circuits (op-amps) were used to implement this 
proportional control. Because  and are both more than 42 V op-amp bias 
power is +/-15 V, the voltages  and  need to be divided by some constant.  
powerV dcV
powerV dcV
19.28
10)(5.0 ×−−= dcpower VVkD           (3-7) 
 
If k equals 0.2, then  
19.28
2)(5.0 ×−−= dcpower VVD           (3-8) 
 
The UC2526 regulating pulse width modulator, which will be discussed in detail 
later, is chosen to implement the proportional feedback and produce a variable duty 
ratio D square wave signal. This signal combined with its logical not with variable 
duty ratio (1-D), control the two high-speed MOSFETs through the IR2110 gate drive 
IC. 
The UC2526 controls the duty cycle of its output by comparing the analog 
feedback signal to a saw-tooth voltage. The peak value of the saw tooth voltage is 3.5 
volts and the saw tooth valley value is 1.5 volt. Thus the relationship between duty 
ratio D and the analog feedback voltage  must be determined. The range of 
allowed values of  is between 1.5 V and 3.5 V. If the duty ratio D is chosen to 
be 0.5,  can be expressed as 
compareV
compareV
compareV
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5.0
5.2
19.28
5.1)(5.2 ×−−= dcpowercompare VVV         (3-9) 
Figure 3.24 shows a Spice circuit model of the active filter system with feedback 
control to realize equation 3-9. 
 Figure 3.25 shows that the feedback control output , that is the input to the 
PWM comparator. This feedback control output completely realizes the equation 3-9. 
The signal is between 3.5 volt and 1.5 volt with 500 Hz fundamental frequency and its 
average value is 2.5, which corresponds to a duty ratio of approximately 0.5. 
compareV
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Figure 3.24 Spice circuit model of the active filter system with feedback control 
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Figure 3.25 The Spice simulation of the feedback control output (1V/div, 2ms/div) 
Figure 3.27 shows the Spice simulation of current through the inductor Lin, the 
active filter’s input current. Comparing the active filter’s input current with feedback 
control in figure 3.27 to the active filter’s input current with constant duty cycle 
control in figure 3.21 shows the feedback control reduces the input ripple current a lot. 
The FFT analysis of this current given in chapter 5 will clearly shows that the 
feedback control reduces the high frequency ripple better than the constant duty cycle 
control.  
 
Figure 3.26 The Spice simulated current in the inductor Lin with feedback control 
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(1V/div,1ms/div) 
 
3.4 Component choices  
 
3.4.1 Chip IR2110 
 
The IR2110/IR2113 are high voltage, high speed power MOSFET and IGBT 
drivers with independent high and low side referenced output channels. The logic 
inputs are compatible with Standard CMOS or LSTTL output, down to 3.3V logic. 
The output drivers feature a high pulse current buffer stage designed for minimum 
driver cross-conduction. Propagation delays are matched to simplify use in high 
frequency applications. The floating channel can be used to drive an N-channel power 
MOSFET or IGBT in the high side configuration which operates up to 500 or 600 
volts [9]. 
 
Figure 3.27 Typical connection of the IR2110 IC driving two N-channel MOSFETs 
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Figure 3.28 shows the IR2110 circuit with the external components and 
connections to generate two independent signals MOSFET gate signals. The two 
separate gate signal outputs, pin1 and pin7, are connected to the MOSFETs by 
resistors. Adding resistors limits the maximum MOSFET gate current and controls the 
switching time of the MOSFETs. Controlling the switching time of the MOSFETs so 
that it is not too short avoids generating voltage spikes from sudden changes in the 
current through the stray inductance of the wires connecting the MOSFETs into the 
circuit. Bigger resistors slow the MOSFET switching and small resistors shorten the 
MOSFET switching times. The gate resistors cannot be too big, making the 
capacitance charging time too long so that the gate voltage can not reach its maximum 
value 15 volt in the available time. Figure 3.29 shows two output signals waveform in 
the experiment. As discussed before, it takes some time for the gate voltage to reach 
15 volt, which is determined by the value of the external gate resistor and the 
MOSFET’s gate capacitance.  
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Figure 3.28 The IR2110 circuit with external components as used in this 
thesis(pin12,pin10 connect to source wire; pin1,pin7 connect to the MOSFETS by 
resistors) 
 
Figure 3.29 the measured gate drive signals in the experimental active EMI filter 
circuit 
3.4.2 UC2526 Pulse width modulation IC 
 
The UC2526A Series are improved-performance pulse-width modulator (PWM) 
integrated circuits.  
High frequency operation has been enhanced by several significant 
improvements including: a more accurate oscillator with less minimum dead time, 
reduced circuit delays (particularly in current limiting), and an improved output stage 
with negligible cross-conduction current between the two outputs.[10]. A block 
diagram of the UC2526A PWM IC is shown in figure 3.30. Important subsystems in 
this PWM IC that must be programmed by the user include the oscillator and the error 
amplifier. The protection features of the IC were programmed to be ineffective. 
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 Figure 3.30 Figure Block diagram of UC2526 chip 
Programming the Oscillator 
The oscillator is programmed for frequency and dead time with three components: RT, 
CT and RD connected from their respective pins in figure 3.30 to ground. The 
oscillator, shown separately in figure 3.31, generates two waveforms: a saw tooth 
waveform at pin 10 used for pulse width modulation and a logic clock at pin 12. For a 
waveform with a frequency of 100 kHz, figure 3.32 shows that the value of resistors 
and capacitor below are suitable. 
Ω= kRT 10 ,  andΩ= 0DR nFCT 2= . 
 
Figure 3.31 Oscillator Connections and Waveforms [10] 
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 Figure 3.32 OSCILLATOR PERIODS vs. RT and CT [10] 
The signal MOSFETs Q1, Q2 are used in a NOR circuit to combine the UC2526 
PWM IC’s A and B outputs to obtain a single output A. This output goes to the gate 
drive of one of the power MOSFETs in the active EMI filter. The signal MOSFET Q3 
is used in a logic inverter circuit producing A  which goes to the gate drive of the 
other power MOSFET in the active EMI filter. Table 3.3 shows the truth table for the 
logic circuit made with Q1, Q2 and Q3. The signal A  goes to the gate drive for the 
upper power MOSFET in the active EMI filter and the signal A  goes to the gate 
drive for the lower power MOSFET in the active EMI filter. This insures that only one 
power MOSFET turns on at a time. The waveforms are summarized in figure  
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Figure 3.33 The UC2526 circuit with external components as used in this thesis 
Table 3.3 Summary of RMS current and voltage for the two capacitors 
Output A                    Output B A  A  
    0                             0 1 0 
0                             1 0 1 
    1                             0 0 1 
    1                             1 0 1 
 
Figure 3.34 Timing diagram for the PWM control signals 
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Figure 3.35 shows the measured outputs  and A A  in the experimental active 
EMI filter test system. The frequency is 100 kHz and peak-peak value is 15 volt. 
 
 
Figure 3.35 the output signals from the logic circuit 
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Chapter4  Fabrication 
 
4.1 Describe issues 
 
The power circuit layout is designed and shown in this chapter. The goal is to 
minimize the stray inductance associated with the connections among the components. 
DC Bus and PHASE Bus are both double-side board with the ground side on the top 
and the positive voltage side on the bottom. A ground plane structure is used to 
minimize the inductance. The distance between DC Bus and PHASE Bus is made as 
short as possible to minimize the inductance [13].  
 
4.1.1 DC Bus 
 
From simulation result, the high frequency current which goes through the 
capacitors is so big that a special DC Bus has to be used to carry it.  
    DC Bus is a board with copper area on both top and bottom, the copper area is 
thick enough that it’s equivalent to the desired gauge wire which the big current can 
go through. DC Bus also can save much space by putting capacitors on it because 
there is no wire around, DC Bus also can minimize the inductance because the ground 
plane is big. 
According to the simulation result in previous chapter, wire #9 is the desired 
wire which is capable of carrying 40 ampere current.   
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 Figure 4.1 copper area on the DC Bus 
As shown is Figure 4.1, the area of cross section is computed below: 
hwarea ∗=                          (4-1) 
 
Figure 4.2 cross section of the Wire #9 
As shown in Figure 4.2, the area of cross section is computed below: 
4
)(1
2ODarea π=                       (4-2) 
Let 1areaarea = , then the height h can be solved. 
w
ODh
4
)( 2π=                           (4-3) 
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From wire table, OD equals 0.1173 inch.  
The width of the copper area w equals 2.03 inch, 
So the height h of the copper area equals 0.0053 inch 
The density of copper is  3/8230 mkg
So it needs at least 3.63 oz copper per square feet. Finally, 6 oz copper per square 
feet is chosen. 
The copper on top side is designed as ground because it can avoid getting an 
electric shock in this way.  
4.1.2  PHASE BUS 
 
DC Bus is designed for placing the capacitors, PHASE Bus is designed to 
connect all kinds of components, for example, inductors, MOSFETs. 
According to figure 3.24, there are totally three nodes, so three isolated copper 
areas is used to connect the components 
PHASE Bus also has positive side on the bottom and ground side on the top 
4.2 Describe mechanical design 
Figure 4.3 shows the DC BUS and PHASE BUS. 
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 (a) Top view and bottom view of DC BUS 
 
 
                (b) Top view and bottom view of PHASE BUS 
Figure 4.3 DC BUS and PHASE BUS used in the experiment 
4.3  Bread board layout 
 
    Although Power Board, such as DC BUS and PHASE BUS, are needed, the 
breadboard is also needed for the low voltage circuitry. As discussed before, 
Chip2526 and 2110 are used to drive the MOSFETs. Since the gate drive signal is 
peak-peak 15 volt square wave, it should be separated from Power Board and put on 
the breadboard. 
   Compared to the DC BUS or PAHSE BUS, Breadboard can only handle low 
current and low voltage, So it is suitable for most analog chip or device, the 
disadvantage of the bread board is that there will be some noise or stray inductance 
caused by the wires. 
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There are two breadboards used in the experiment, one is used to drive the 
MOSFETs in the harmonic current circuitry and there is also current sensor circuitry 
on it in order to measure the harmonic current. 
The other one is more complicated, which is used for gate drive circuitry for 
driving the MOSFETs and the control circuitry. 
 
4.4 The whole circuit layout 
 
Although there is no problem in the simulation where the circuit layout is the 
same as what figure 3.24 shows, the circuit layout is still optimized as Figure 4.4 
shown for particular reason. 
As shown in the figure 4.4, the 100 kHz current only goes through the shadow 
area and will not affect the power supply, thus the meter on the power supply can 
show the accurate values of voltage and current. 
 
Figure 4.4 the optimized circuit layout for the active filter, power supply and 
harmonic current generator 
DC
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Figure 4.5 high frequency current goes through the shadow area 
     As shown in the figure 4.5, the switching part of the active filter is connected to 
the passive part of the active filter by a length of Litz wire on the ground side and by 
the inductor LA on the high side. Litz wire was used because it is capable of carrying 
the high frequency current and avoiding skin effect. 
     Figure 4.6 shows the whole circuit. It consists of signal generator, power supply 
for the power circuit, power supply for the bread board, bread board, current sensor, 
two pieces of DC BUS, two pieces of PHASE BUS, MOSFETs, 1000µF capacitors on 
the top of DC BUS, the inductor Lin and Heatsink. 
    The capacitor on the left side is Cout, which consists of five 200µF capacitors, 
and the capacitor on the right side is CA, which consists of two 200µF capacitors and 
three 400µF capacitors 
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Figure 4.6 the overall model 
4.5 Current transducer 
A current transducer HAW 20-P is utilized to sense the source current. This 
current transducer uses the Hall Effect principle. Its output is a voltage signal. The 
device is easy to mount on the PCB [12]. Figure 4.7 illustrates the appearance of 
the transducer. Table 4.1 lists the electrical parameters of the current transducer. 
 
Figure 4.7 Appearance of HAW 20-P current transducer 
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 Table 4.1 Electrical data for HAW 20-p 
 
For this current transducer, the source current can be sensed as indicated in 
Figure 4.8 
 
DC
Current Sensor
Figure 4.8 Source current sensing 
4.6 Heatsink 
Because the MOSFETs work with 100 kHz, it will generate a lot of heat. Heat 
sink is capable of dissipating heat in a short time, but it is conductor and MOSFETs 
can not be put on it directly, so a piece of insulator and heat sink compound are used 
to insulate MOSFETs and heat sink. MOSFETs can be screwed on the heatsink, it 
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must be tight enough in order to dissipate heat quickly. Otherwise the heat will 
accumulate quickly in the little space between heat sink and MOSFETs and burn the 
MOSFETs finally. 
  
4.7 Parts list 
Table 4.2 Parts list 
Item Description Quantity 
1 Gate Drive IC IR2110 2 
2 Pulse Width Modulation UC2526 1 
3 DC BUS 2 
4 PHASE BUS 2 
5 200µF capacitor from Dearborn company 7 
6 400µF capacitor from Dearborn company 3 
7 160µH inductor 1 
8 1.6µH inductor 1 
9 TL082 Dual JFET Input Operational Amplifier 4 
10 IRFP90N20 N-Channel HEXFET Power MOSFET 2 
11 Heatsink 1 
12 Signal generator 1 
13 HAW 20-P current transducer 1 
14 30ETH06 Hyperfast rectifier  2 
15 IRF3710 MOSFET 2 
16 2N7000 N-Channel transistor 6 
17 47µF capacitor 5 
18 Resistors 25 
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Chapter 5 Experimental results 
 
5.1 Experimental results 
 
As described in previous chapters, the active EMI filter was designed for a 
1kW 4-phase SRM that runs off of 42Vdc. This voltage is a new automotive standard 
voltage for future automobiles with substantial power electronics content. This 
voltage was chosen because it is low enough to be safe and because this SRM drive 
system was under development simultaneously with the active EMI filter. Thus a 
complete detailed Simulink model of this system was available to determine the active 
EMI filters requirements. Because this SRM drive system was under development 
simultaneously with the active EMI filter it could not be used to test the active EMI 
filter. Thus a harmonic current source as designed to evaluate the filter. Chapter 3 
summarizes the active EMI filter performance calculations for the test system 
consisting of the active EMI filter and the harmonic current source. After fabrication 
of the active EMI filter and harmonic current source circuitry was completed, a series 
of tests were run and the test results were recorded. Formal study of transient 
operation is considered outside of the scopes of this thesis. Only steady-state 
operation has been studied. Some performance results from the experimental system 
are presented in this chapter.  
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Figure 5.1 shows the measured harmonic current generated by the harmonic 
current source when the dc input voltage is 30V. Note that the current is inverted 
compared to the predicted harmonic current in figure 3.18 due to the way the current 
probe was connected in the circuit.  
 
Figure 5.1 Measured harmonic current with Vdc = 30V and feedback control (1ms/div, 
10A/div) 
The current scale in figure 5.1 is 10A/div or 10A/2V, the peak voltage is 4.8 volt 
which corresponds to 24 A, which matches the simulation result in figure 3.18 well. 
The frequency is 500 Hz. 
Figure 5.2 shows the measured and  waveforms for the same 30Vdc 
input voltage and without feedback control, which are comparable to the B2 spice 
simulation results in figure 3.20. 
powerV ACV
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 Figure 5.2 Measured and  with Vdc = 30V and without feedback control 
(1ms/div, 10V/div) 
powerV ACV
There is 100 kHz ripple visible on VCA. This ripple is caused by the power 
MOSFETs in the active filter, which switches at 100 kHz. Note that the 100 kHz is 
not visible on Vpower due to the combined filtering of this capacitor and LA. 
Figure 5. 3 shows the current ILin through the inductor Lin with the active filter 
power MOSFETs gate off and thus no active filtering. The current scale is one volt 
per five A., Thus the peak input current is 13 A and the valley value is -7.5 A. This 
measured data corresponds to the B2 Spice simulation results in figure 5.4 
obtained with the Spice model in chapter 3 with power MOSFETs gated off.  
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 Figure 5.3 The measured current ILin with the active filter power MOSFETs gated off 
(1ms/div, 10A/div) 
experiment_no-Transient-1-Graph Time (s)
110.000m 111.000m 112.000m 113.000m 114.000m 115.000m 116.000m 117.000m 118.000m 119.000m
(Amp)
-10.000
-5.000
0.0
5.000
10.000
15.000
TIME -1.000 i(lm1) -1.000  D(TIME) -1.000 D(i(lm1)) -1.000
Figure 5.4 Spice simulation result for ILin with the active filter power MOSFETs gated 
off (compare with figure 5.3) 
As shown in figure 5.3, the peak to peak value of the current is 20.5 ampere 
with the active filter power MOSFETs gated off. Gating the active filter power 
MOSFET with constant duty cycle control reduces this ripple current as shown in 
figure 5.5. In the figure the lower trace is the current sensor output voltage and the 
upper trace is the current value (2A/div) obtained by multiplying the data from the 
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current sensor by 5.  
The valley value of the current is 3 A and the peak value is 6 A for a peak to 
peak value of 3A.  This measured data is consistent with the simulation result in 
figure 3.26. 
 
Figure 5.5 the measured current ILin with the active filter power constant duty cycle 
control (1ms/div, upper trace 2A/div) 
Figure 5.6 shows the voltage across the inductor Lin, which will be reduced when 
the feedback control later in this chapter. The result shown in figure 5.6 is in good 
agreement with the Spice simulation result in figure 3.26.  
Figure 5.7 shows a comparison between the predicted and measured input to the 
PWM comparator with feedback control. This signal is proportional to the active EMI 
filter duty cycle. The input to the PWM comparator would be a constant with constant 
duty cycle control. 
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 Figure 5.6 The measured voltage across the inductor Lin with constant duty cycle 
control 
experiment_control-Transient-1-Graph Time (s)
106.000m 108.000m 110.000m 112.000m 114.000m 116.000m 118.000m 120.000m 122.000m 124.000m 126.000m 128.000m 130.000m 132.000m
(V)
1.600
1.800
2.000
2.200
2.400
2.600
2.800
3.000
3.200
3.400
TIME -1.000 v (36) -1.000  D(TIME) -4.486G D(v (36)) -1.138e+039
(a) 
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 (b) 
Figure 5.7 Comparison between the predicted ((a) 2ms/div, 0.2V/div) and the 
measured ((b) 2.5ms/div, 0.5V/div) input to the PWM comparator with feedback 
control. 
As discussed before, the input signal to the PWM comparator inside the UC1526 
is compared with a saw tooth signal to generate the variable duty cycle square wave 
that controls the power MOSFETs in order to reduce the voltage difference between 
 and .  powerV dcV
Figure 5.8 shows that the measured input current in Lin with the feedback control. 
The feedback control reduces the input ripple current amplitude only a small amount 
compared to the constant duty cycle control because a small gain is chosen to test the 
damp effect, As expected, FFT analysis of the input current Iin with feedback control 
shows that it decreases several dB compared to the constant duty cycle control. The 
simulation result with a big gain is shown in chapter 3, which presents that the ripple 
current is reduced smaller than 1 A 
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.  
Figure 5.8 The current through the inductor Lin with feedback control (1ms/div, 
5A/div) 
5.2 FFT analysis  
 
The oscilloscope was used to take the FFT of the input current for the three 
experimental cases above, no active filter power MOSFET gating, constant duty ratio 
control and feedback control. The results are shown in figures 5.9, 5.10 and 5.11. It 
can be seen by comparing the no active filter power MOSFET gating case in figure 
5.9 to the two active filter cases in figures 5.10 and 5.11. The results are summarized 
in table 5.1 for the first two harmonics. The results show that the 500 Hz fundamental 
of the input ripple current is reduced 20.8dB by adding active filter. The second 
harmonic of the input current increases nearly 4dB when the control method is used in 
the circuit.  
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 Figure 5.9 the spectrum of the input current with no gating of the active filter 
MOSFETs 
 
Figure 5.10 the spectrum of the input current with constant duty cycle control of the 
active filter 
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Figure 5.11 The spectrum of the input current with feedback control of the active filter 
    Table 5.1 shows that constant duty cycle control reduce the 500 Hz harmonics 
from 3.43dB to -12dB, reduce 1000 Hz harmonic from -15dB to -21dB. The feedback 
control reduces the 500 Hz harmonic from -12dB to-12.2dB.  
Table 5.1 Summary of the harmonics for the three different controls 
Harmonic no. 0 1 2 
No active -3.77dB 3.43dB -15dB 
Constant duty cycle 0.6dB -12dB -21.0dB 
Feedback 4.63dB -12.2dB -21dB 
 
5.3 Circuit issues 
Stray inductance in the experimental circuit will generate voltage drops across 
devices and power wires that do not exist in the Spice circuit model. The switching 
part of the active filter is connected to the passive part of the active filter by a length 
of Litz wire on the ground side and by the inductor LA on the high side. Ideally the 
100 kHz ripple voltage due to the power MOSFET switching should be dropped 
across LA and there should be no voltage drop across the ground wire. If the length of 
ground Litz wire is not short enough, it will have sufficient inductance to generate a 
voltage drop across it equal to 
dt
diLV ALstraygstrayg __ =  
 Figure 5.12 shows the voltage drop across the stray inductance of the Litz 
ground wire. Note that this voltage is essentially a square wave since the AC part of 
the current through it is a triangle wave. When this voltage is too large it creates 
current to earth ground causing control circuit noise problems and increased input 
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voltage ripple. 
 
Figure 5.12 Voltage drop across the stray ground wire inductance connecting the 
switching part of the active filter to the passive part of the active filter 
The wires that connect to the MOSFETs in the active filter to CA must also be 
minimized, to minimize their stray inductance. Otherwise they also will generate a 
dt
dILV DstrayDstrayD __ = ,  
voltage drop in the drain circuit of the power MOSFETs that adds to its ideal voltage 
drop. Because the turn off the MOSFETs is fast,  is very small, about 100ns. Thus 
a very small inductance can generate a substantial voltage spike during the time each 
of the MOSFETs turn off. The important thing is that the peak drain to source 
MOSFET voltage including  should not be bigger than the breakdown 
voltage of the MOSFETs to avoid damaging them. An additional small value high 
frequency decoupling capacitor is used in parallel with C
dt
strayDV _
A close to the power 
MOSFETs to reduce . Figure 5.13shows that the final voltage spike VsptrayV D_stray has 
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been reduced to 10 volt. 
 
 
 
Figure 5.13 Voltage drop across the lower power MOSFET showing the voltage spike 
induced by the stray inductance connecting the power MOSFETs to CA
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Chapter6 Conclusions  
6.1 Conclusions 
The research done in this thesis addresses the problem of reducing the size of the 
input electromagnetic interference (EMI) filter required in electrical aircraft actuator 
systems. The electrical aircraft actuator system chosen utilizes a switched reluctance 
motor (SRM) drive and operates from a DC power source. To reduce the size of the 
input EMI filter in this SRM drive system an active filter consisting of a boost 
converter based power electronic circuit and a passive filter was developed. Prior 
research to study the use of this filter topology in this application was not found in the 
literature. The need for such a topology is driven by the limited choice of capacitor 
technologies that are available for aircraft actuator applications and the need to reduce 
the size of the EMI filter in the SRM drive systems. Design equations for the system 
where derived in chapter two and realized using Simulink. The final active filter 
circuit design is also simulated using B2 spice. The simulation results show that the 
novel active filter can significantly reduce the ripple current and improve the input 
power quality while reducing the size of the filter. The size reduction obtained is 
summarized in Table 6.1 in terms of component values and in Table 6.2 in terms of 
energy storage in the components. Further, experimental results corroborate these 
finding. 
The design of a 42 V DC input voltage, boost based active filter has been 
described for filtering the input of a SRM drive system. The filter was designed to 
filter a harmonic current with 500 Hz, 60 ampere peak to peak value computed with a 
Simulink model of the SRM drive system. A lab breadboard is built up to verify the 
analysis and design. It was tested with a power circuit that generated a current 
waveform that approximately emulates the current from the SRM drive system. 
Experimental results were obtained for an open loop (constant duty cycle) control 
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approach and a closed loop control approach. Data was taken over the frequency 
range 1,500 Hz to 500 kHz, approximately the frequency range specified in Mil. Std. 
461 for conducted EMI. The experimental results clearly show the benefit of the 
feedback control in the active filter. With the feedback control the filtering of the 
active EMI filter is satisfactory under steady-state operation. 
 
Table 6.1 The original component values in the traditional EMI filter versus  the 
component values in the active EMI filter 
 Original values in 
traditional EMI 
Design values in the 
active filter 
The inductor Lin 160  µH 160  µH 
The capacitor C / Cout 16,000  µF 1000  µF 
The inductor LA N/A 1.6   µH 
The capacitor CA N/A 1,600  µF 
Total L 160  µH 161.6  µH 
Total C 16,000µF 2,600µF 
 
Table 6.2 The original energy storage values for the traditional EMI filter versus the 
energy storage values for the active filter 
 Original values in 
traditional EMI 
Design values in the 
active filter 
The inductor Lin 128 mJ 128 mJ 
The capacitor Cout 14.0 J 1.4 J 
The inductor LA N/A 1.28mJ 
The capacitor CA N/A 7.9 J 
Total inductive energy 128 mJ 129.3 mJ 
Total capacitive energy 14.0 J 9.3 J 
 
6.2 Future Research 
The results of this research point to a number of opportunities for reducing the size of 
the present active EMI filter while keeping the performance the same. They include 
1. Verify simulation results that indicate that the value of Cout can be reduced by a 
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factor of ten with little effect on the input power quality. 
 
2. Verify that the small amount of ripple voltage across CA means that its size can be 
reduced by at least a factor of two, perhaps more. 
 
3. Evaluate if it is possible to increase the gain in the feedback control and / or to use 
a more complex control like proportional integral derivative feedback control to 
obtain better performance. 
 
4. Theoretically understand why feedback control improves the performance of the 
active EMI filter. 
 
5. The filter needs to be evaluated by simulation and test in the SRM drive system. 
 
6. The filter needs to be evaluated by simulation and test over the entire SRM speed 
range. 
 
7. The filter needs to be evaluated by simulation and test under transient conditions 
where the motor speed is changed. 
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Appendices 
Appendix I. The parameters of the Average Model 
 
% Input file for Average model    3/16/2005 
% 
% 
tstep=1e-6;   tsave=1e-6;     tsamplem=200e-6;   tend=1;        Nlong=3;   %tend=0.3, 
tsave=1e-6 
Ndata=11e6;   % Maximum number of data points saved 
 
%    Specify the source 
% 
Vsource=42; 
% 
%    Specify the Starter Filter 
% 
Cpowerm=16e-3;     Lm=0.16e-3;  Lm1=0.016e-4; Cf=1e-3; 
D=0.313;  
Csmall=16e-4; 
Rpowerm=0.0;        Rsm=0.025;        Rpm=2000;  
Rlm=0.05; 
%switch model 
Aswitch1=[-(Rlm+Rpowerm)/Lm1 0 -1/Lm1 1/Lm1 
    0 -Rsm/(Lm+Lm*Rsm/Rpm) 0 -1/(Lm+Lm*Rsm/Rpm) 
    1/Csmall 0 0 0 
    -1/Cf Rpm/(Cf*Rpm+Rsm*Cf) 0 -1/(Cf*Rpm+Cf*Rsm)]; 
Bswitch1=[0 0 
         1/(Lm+Lm*Rsm/Rpm) 0 
         0 0 
         1/(Cf*Rpm+Cf*Rsm) -1/Cf]; 
 
Aswitch2=[-Rlm/Lm1 0 0 1/Lm1 
          0 -Rsm/(Lm+Lm*Rsm/Rpm) 0 -1/(Lm+Lm*Rsm/Rpm) 
          0 0 0 0  
          -1/Cf Rpm/(Cf*Rpm+Rsm*Cf) 0 -1/(Cf*Rpm+Cf*Rsm)]; 
Bswitch2=Bswitch1; 
Aswitch=D*Aswitch1+(1-D)*Aswitch2; 
Bswitch=D*Bswitch1+(1-D)*Bswitch2; 
Cswitch=[0 Rpm/(Rpm+Rsm) 0 -1/(Rpm+Rsm) 
    0 0 0 1 
    0 0 1 0]; 
Dswitch=[1/(Rpm+Rsm) 0 
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         0 0 
         0 0]; 
 
Appendix II. Matlab code of FFT computation 
 
% 
%   Compute the FFT of one cycle. 
% 
%   and plot the transfer function with the output FFT 
% 
% 
%  Compute the number of points in a cycle 
% 
ncyc=1; 
tl=length(tout);  
Flinkm=1200; 
Tlinkm=1/Flinkm;  
Npntcyc=floor(Tlinkm/tsave); %833 points 
% 
%  Create the link voltage (Vpower) and input current (Ilink) for one cycle. 
% 
Icyclink(1:ncyc*Npntcyc)=ipowerm(tl+(1:ncyc*Npntcyc)-ncyc*Npntcyc); 
owerm(tl+(1:ncyc*Npntcyc)-ncyc*Npntcyc); 
Icycin(1:ncyc*Npntcyc)=iLm(tl+(1:ncyc*Npntcyc)-ncyc*Npntcyc); 
Iindc=mean(Icycin); 
% 
%  Make the harmonic frequency vector and the inverse fft time vector 
% 
Fh(1:ncyc*Npntcyc)=(0:(ncyc*Npntcyc-1))*Flinkm/ncyc; 
tff(1:ncyc*Npntcyc)=(0:(ncyc*Npntcyc-1))*tsave; 
% 
%  Take the FFT of Ilink, Vpower, and Iin 
% 
Ifflink=sqrt(2)*fft(Icyclink)/(ncyc*Npntcyc); 
Ifflink(1)=1; 
Iffin=sqrt(2)*fft(Icycin)/(ncyc*Npntcyc); 
Iffin(1)=1; 
% 
%  Express the FFT of Ilink, Vpower, and Iin in db 
% 
Ilinkdb=20*log10(abs(Ifflink/1e-6)); 
IindbuA=20*log10(abs(Iffin/1e-6)); 
% 
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% Specification 
% 
idbuAspec=[110, 110, 90, 70]; 
Fspec=[1.0e+2, 1.0e+3, 1.0e4, 1.0e+5]; 
 
subplot(1,1,1);semilogx(Fh,IindbuA,Fspec,idbuAspec); grid 
title('IindbuA computed from the transfer function and mil std 461') 
 
subplot(1,1,2);semilogx(Fh,Ilinkdb,Fspec,idbuAspec); grid 
title('Ilinkdb computed from the transfer function and mil std 461') 
 
Appendix III. Matlab code for computing the current through L’s and C’s 
 
ncyc=1; 
tl=length(tout);  
Tlinkm=(0.2005-0.198)/3; 
 
Npntcyc=floor(Tlinkm/tsave);  
%compute Icsmall 
IiLmcyc(1:ncyc*Npntcyc)=Icsmall(tl+(1:ncyc*Npntcyc)-ncyc*Npntcyc); 
Irmsq=0; 
for n=1:Npntcyc 
     
  Irmsq=Irmsq+IiLmcyc(n)^2; 
     
end; 
Irms=sqrt(Irmsq/Npntcyc); 
 
%compute iLm2 
IiLm1cyc(1:ncyc*Npntcyc)=iLm2(tl+(1:ncyc*Npntcyc)-ncyc*Npntcyc); 
Irmsq1=0; 
for n=1:Npntcyc 
     
  Irmsq1=Irmsq1+IiLm1cyc(n)^2; 
     
end; 
Irms1=sqrt(Irmsq1/Npntcyc); 
 
%compute Icf 
IiLm2cyc(1:ncyc*Npntcyc)=Icf(tl+(1:ncyc*Npntcyc)-ncyc*Npntcyc); 
Irmsq2=0; 
for n=1:Npntcyc 
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  Irmsq2=Irmsq2+IiLm2cyc(n)^2; 
     
end; 
Irms2=sqrt(Irmsq2/Npntcyc); 
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